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Abstract: High-speed optical interconnects require compact, low-
power driver electronics for optical modulators. Inverter based CMOS
driver circuits show very low power consumption. However, the out-
put swing is typically limited to the supply voltage which is typically
insufficient for optical modulators, requiring a cascoded output driver
and level shifter. In this work, we present a new DC-coupled thin-oxide
level shifter topology in a 28 nm FDSOI CMOS technology enabling
data rates up to 50 Gb/s with a power efficiency of 0.064 pJ/bit.
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1 Introduction
The need for faster optical interconnects is identified by the roadmaps of
multiple standard bodies such as the Ethernet alliance, the Optical Inter-
networking Forum (OIF) and Infiniband. Together with the increasing data
rates, comes the challenge to increase the power efficiency and the integration
density. Recently CMOS-based transceivers have shown bit rates exceeding
40 Gb/s at 2 pJ/bit or less [1, 2, 3]. To realize this low power consumption,
high speed CMOS transceivers rely on multi-stage inverter based topologies.
However, an inverter is most efficient when it is fully switching. As a re-
sult, the output voltage is limited to the supply voltage (Vdd), around 1 V for
today’s CMOS technologies. Lowering the supply voltage slows down the in-
verter stage, while increasing it can cause reliability issues. The latter is the
largest problem as typical optical modulators, e.g. electro absorption mod-
ulators (EAM) or microring modulators, often require much higher voltage
swings (2-3 V peak-to-peak) to have a sufficiently high extinction ratio (ER)
[4, 5]. To generate a driving voltage that is larger than 1 V with inverter
based driver circuits, a cascoded inverter driver (Fig. 1) [2, 6, 7] or a pseudo
differential output driver [8, 9] can be used.
Cascoded inverter based drivers are favoured over pseudo differential in-
verter drivers because they provide a more effective way of biasing the mod-
ulator by an extra DC voltage, albeit at the cost of added complexity, since
this topology requires an extra level shifted input (between Vdd and 2Vdd)
to drive the upper transistor. Generating this level shifted signal proves to
be difficult for high speed applications. To obtain the required bandwidth
an AC coupled level shifter [2, 6, 10] is frequently implemented, but can in-
troduce bit errors when sending bit streams with a long sequence section of
consecutive identical bits if not sized properly or working at a lower rate than
designed for. DC-coupled level shifters [7, 11] do not have this problem and
hence work for multi-rate applications, but are typically limited in maximum
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Fig. 1. A cascoded inverter driver with level shifter
speed. This work presents a high speed DC-coupled thin-oxide transistors-
only level shifter in a 28 nm fully depleted silicon on insulator (FDSOI) tech-
nology that enables data rates up to 50 Gb/s. Thin-oxide transistors have
the benefit that they are small and have less parasitic capacitance, but their
break down voltage is much lower. Section 2 describes the changes made to
the conventional level shifter to achieve the required speed. Section 3 contin-
ues with the high speed measurement results and a conclusion is formulated
in Section 4.
2 The level shifter circuit
The proposed level shifter circuit (Fig. 3) is an improvement of a conventional
level shifter (Fig. 2)[11]. The conventional level shifter uses only thin-oxide
transistors to generate a DC shifted output signal. The nominal maximum
drain-source voltage of the thin-oxide transistors is Vdd, while generating a















Fig. 2. A conventional level shifter circuit
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In the conventional level shifter, when the positive input vip is pulled low
(and negative input vim high), M1 turns off and node n1 is charged to Vdd
trough M3. Simultaneously M2 turns on and pulls n2 to 0 V. If no differential
or pseudo differential signal is available, vim can be generated by inverting
the signal vip. Node n3 charges to 2Vdd and n4 is pulled to gnd. Capacitors
C1 and C2 boost the high frequency switching of vop and vom and increase
the speed of the level shifter. A maximum bit rate of 16 Gb/s was found
for the conventional level shifter in simulation for the used 28 nm FDSOI
technology without a large area occupation. Increasing the operating speed
of the level shifter requires some modifications and the proposed level shifter















Fig. 3. The proposed high speed level shifter circuit
In the conventional level shifter, n1 and n2 are charged to Vdd by M3
and M4. During the charging process, the source impedance of M3 and M4
increases, which slows down the circuit dramatically. To increase the speed,
we added in the proposed level shifter a PMOS device at node n1 and n2 to
pull the nodes to Vdd when needed. The result is that nodes n1 and n2 are
now driven by an inverter instead of a single NMOS device. This inverter has
to be sized to drive both the capacitive voltage divider of C1 with the load
capacitance and the transistor M3. Moving C1 and C2 behind the inverters
I1 and I2 relaxes the circuit that drives the level shifter. The switching of
output nodes vom and vop is faster by replacing M7 and M8 by the inverters
I3 and I4. We replaced the cascode PMOS devices M5 and M6 by diode
connected NMOS transistors to improve the startup behavior of the level
shifter. Because of the diode connection, there is a very small static current
(in the order of µA and limited by properly sizing M3, M4, M5 and M6)
flowing when the transistor is conducting (n1 or n2 pulled to 0). However
the added power consumption is negligible with respect to the total power
consumption.
The nodes n1 and n2 are charged and discharged by inverters I1 and
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I2, hence, M3, M4 can be made smaller. M3 and M4 are only needed to
provide a low frequency path after the capacitors C1 and C2 boosted the
data edges until the inverters I3 and I4 take over. Making M3 and M4
smaller further improves the high speed characteristics of the level shifter.
Simulated waveforms of the nodes vop, n4 and n2 are shown in Fig 4.
time [ps]





















Fig. 4. Simulation results of the proposed level shifter
with a 50 Gb/s input signal
An overall speed gain of a factor of 3 (16 Gb/s for the conventional level
shifter and 50 Gb/s for the proposed level shifter) was found in simulation
for the same transistor area. To reach 50 Gb/s with the conventional level
shifter, M3, M4, M5, M6 need to be 50 times larger compared to the proposed
level shifter, leading to a much larger area occupation. Thanks to the area
reduction in the proposed level shifter, the power consumption decreases
since lower parasitic capacitances need to be charged. The power efficiency
drops from 0.08 pJ/bit (at 50 Gb/s) for the conventional level shifter to 0.06
pJ/bit (at 50 Gb/s) for the proposed level shifter. The power consumption of
the stage driving the level shifter was not taken into account, but the drive
strength of this stage can be lower for the proposed level shifter, making
the power consumption gap between the proposed and the conventional level
shifter more pronounced.
3 Measurements
The proposed level shifter circuit from Fig. 3 has been implemented in a
28 nm FDSOI CMOS technology. To be able to characterize the proposed
level shifter in a 50 Ω environment, minimal input matching and an output
buffer preserving the level shifting characteristic have been added as can be
seen in Fig. 5. The input matching and output buffer are not needed when the
level shifter is embedded inside a larger circuit and are only added to allow
proper high speed testing. The input matching consists of a 100 Ω matching
resistor between the inputs of inverters I1 and I2. To further increase the
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matching of the input matching circuit, series inductors at the input are
added. We assumed good matching when the reflection is below -10 dB.
The output buffer is an inverter between 2Vdd and Vdd. This output buffer
inverter serves as a realistic capacitive load to the level shifter as would be the
case when using the level shifter in a complete modulator driver chip. When
loading an inverter with high speed measurement equipment, with 50 Ω to
ground, the inverter delivers DC current to that load and the output bits
are distorted and show heavy duty cycle distortion. This ultimately leads to
lower output bandwidth of the inverter output buffer. The problem with the
DC current flowing into the measurement equipment is solved by using a DC
block between the inverter and the measurement equipment. However, when
using a DC block, the DC level of the shifted signals is lost. By placing a bias
tee at the output we can simultaneously measure the AC and DC signals for
the level shifter, as shown in Fig. 5. We used a high speed pattern generator
to generate the pseudo random bit sequence (PRBS) signal and a 50 GHz















Fig. 5. Measurement setup containing a pattern genera-
tor for PRBS generation, a bias tee to measure the
output DC voltage and a sampling oscilloscope to
capture the eye diagrams
When an inverter based circuit is supplied with a random bitstream and
the output is fully switching between 0 and Vdd, the average voltage at the
output of the inverter will be Vdd2 . The measured DC voltage at the DC port
of the bias tee is 3Vdd2 indicating that the output signal is correctly switching
between Vdd and 2Vdd. Fig. 6 shows the measurement results for 40 Gb/s
and 50 Gb/s (PRBS 29 − 1) with a nominal supply Vdd of 1 V. The eye
diagrams are clearly open. Since we are measuring the output of an inverter
with a 50 Ω oscilloscope, the measured amplitude is lower due to the voltage
division from ron of the transistors of the output inverter and the 50 Ω load.
The level-shifting circuit, without in and output test circuits, consumes 3.2
mW (0.064 pJ/bit at 50 Gb/s): 2.8 mA from 1 V supply and 0.2 mA from
the 2 V supply at 50Gb/s and measures only 0.002 mm2.
Table I shows a comparison of this work with other reported CMOS level
shifters for cascoded output inverter applications. The table combines AC
and DC-coupled level shifters and shows that this work is competitive while
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(a) (b)
Fig. 6. Measurement results for (a) 40 Gb/s (55 mV/div,
10 ps/div) and (b) 50 Gb/s (100 mV/div,
10 ps/div) with Vdd = 1 V
being DC-coupled. The power consumption information of the level shifters
in the references are not seperately available since only the total driver power
consumption is given.
Table I. Comparison of reported CMOS level shifters for
cascoded output inverter applications
Reference Technology Bit rate DC-coupled
[2] 28 nm SOI 60 Gb/s no
[6] 65 nm 25 Gb/s no
[7] 65 nm 18 Gb/s yes
[10] 45 nm SOI 14 Gb/s no
[11] 130 nm 1 Gb/s yes
This work 28 nm SOI 50 Gb/s yes
4 Conclusion
We presented improvements to a conventional level shifter circuit to enable
data rates up to 50 Gb/s in 28 nm CMOS FDSOI. The level shifter consumes
only 3.2 mW (0.064 pJ/bit at 50 Gb/s) while providing a DC-coupled level
shifted signal between Vdd and 2Vdd. The proposed changes also reduce the
area and power consumption with respect to the conventional level shifter.
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